

Erratum

In [1], regrettably, several author corrections were left out in the final printing, and the authors' photographs were incorrect.

Algorithms 1 and 2 were not indented correctly. The following are the corrected versions of Algorithms 1 and 2.

Algorithm 1 Technology Mapping for Domino Circuits

{Process each node in topological order from inputs to outputs}

```

for each node  $n$  whose inputs have been processed do
  for each  $\{W, H\}$  configuration of the inputs do
    if  $n$  is OR then
       $\{W_{new}, H_{new}\} = \{W_1 + W_2, \max(H_1, H_2)\}$ 
    end if
    if  $n$  is AND then
       $\{W_{new}, H_{new}\} = \{\max(W_1, W_2), H_1 + H_2\}$ 
    end if
    if  $\{W_{new}, H_{new}\}$  is a valid configuration then
       $cost_{new} = cost_1 + cost_2$ 
    end if
    if  $cost_{new}$  is better than the original cost then
      update  $cost$  for configuration  $\{W_{new}, H_{new}\}$ 
    end if
  end for
   $\{1, 1\} =$  convert configuration with min. cost into a gate
end for

```

Algorithm 2 Algorithm for Mapping SOI Circuits

```

for each node  $n$  whose inputs have been processed do
  if  $n$  is OR then
    combine_or(inputs) ;
  end if
  if  $n$  is AND then
    combine_and(inputs) ;
  end if
  if multiple tuples obtained for the same  $W, H$  then
    Select tuple with lowest cost
    if costs are equal then
      Select tuple with lowest  $p_{dis}$ 
    end if
  end if
  create_domino_gate
end for

```

combine_or

```

 $W = W_{input_1} + W_{input_2}$  ;
 $H = \max(H_{input_1}, H_{input_2})$  ;
 $cost = cost_{input_1} + cost_{input_2}$  ;
 $p_{dis} = p_{dis}^{input_1} + p_{dis}^{input_2}$  ;
 $par_b = true$  ;

```

combine_and

```

if  $par_b^{input_1} \&\& par_b^{input_2}$  then
   $top = \min(p_{dis}^{input_1}, p_{dis}^{input_2})$  ;
   $bottom = \max(p_{dis}^{input_1}, p_{dis}^{input_2})$  ;
else
   $top =$  input with  $(par_b == false)$  ;
end if
 $W = \max(W_{top}, W_{bottom})$  ;
 $H = H_{top} + H_{bottom}$  ;
 $total\ dis\ trans. = p_{dis}^{top} + 1$  ;
 $cost = cost_{top} + cost_{bottom} + total\ dis\ trans.$  ;
 $p_{dis} = p_{dis}^{bottom}$  ;
 $par_b = par_b^{bottom}$  ;

```

create_domino_gate

```

Select tuple with lowest cost
Add  $p$ -clock transistor, output inverter
and feedback transistor
if tuple has primary inputs then
  Add  $n$ -clock transistor
end if

```

Also, the caption of Fig. 2 was modified inaccurately. Fig. 2 is shown with its correct caption.

Lastly, the photographs of both authors were incorrect and the last sentence in S. Sapatnekar's biography, which should have been deleted, was inadvertently left in. The following are the authors biographies with the correct photographs and text.




Fig.2. (a) Domino gate structure and modifications applied in (b) bulk CMOS and (c) SOI technologies.



Shrirang K. Karandikar received the B.E. degree from the University of Pune, India, in 1994, and the M.S. degree from Clarkson University, Potsdam, NY, in 1996. He is currently pursuing the Ph.D. degree in the Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis.

From 1997 to 1999, he was with Intel Corporation, Logic and Validation Technology Group. He is currently with the Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis.



Sachin S. Sapatnekar (S'86–M'93–F'03) received the B.Tech. degree from the Indian Institute of Technology, Bombay, in 1987, the M.S. degree from Syracuse University, NY, in 1989, and the Ph.D. degree from the University of Illinois at Urbana-Champaign in 1992.

From 1992 to 1997, he was an Assistant Professor in the Department of Electrical and Computer Engineering, Iowa State University, Ames. He is currently a Professor in the Department of Electrical and Computer Engineering, University of

Minnesota, Minneapolis.

Dr. Sapatnekar has been an Associate Editor for the IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATED (VLSI) SYSTEMS, the IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN, and the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: ANALOG AND DIGITAL PROCESSING. He has served on technical program committees for several conferences and as Technical Program and General Chair for the Tau Workshop and the International Symposium on Physical Design. He is currently a Distinguished Visitor for the IEEE Computer Society and a Distinguished Lecturer for the IEEE Circuits and Systems Society. He is a recipient of the National Science Foundation Career Award and the Semiconductor Research Corporation Technical Excellence Award, and received the Best Paper Awards at the Design Automation Conference (DAC) in 1997, 2001, and 2003, and the International Conference on Computer Design (ICCD) in 1998.

REFERENCES

- [1] S. K. Karandikar and S. S. Sapatnekar, "Technology mapping for SOI domino logic incorporating solutions for the parasitic bipolar effect," *IEEE Trans. VLSI Syst.*, vol. 11, no. 6, pp. 1094–1105, Dec. 2003.